

terminal No.	symbol of terminal	voltage(range)[V]	remarks (name of signal etc.)
			pad (dummy terminal)
1	EL CATH	approximately 4 (0.0~9.0)/9	EL driving direct current power supply (positive terminal)
2	EL ANOD	9	EL driving direct current power supply (negative terminal)
3	S LATb	0.0/9.0	latch inversion signal of source driver circuit
4	S LAT	0.0/9.0	latch signal of source driver circuit
5	VD 16	0.0/9.0	digital video signal 16
6	VD 15	0.0/9.0	digital video signal 15
7	VD 14	0.0/9.0	digital video signal 14
8	VD 13	0.0/9.0	digital video signal 13
9	VD 12	0.0/9.0	digital video signal 12
10	VD 11	0.0/9.0	digital video signal 11
11	VD 10	0.0/9.0	digital video signal 10
12	VD 09	0.0/9.0	digital video signal 9
13	VD 08	0.0/9.0	digital video signal 8
14	VD 07	0.0/9.0	digital video signal 7
15	VD 06	0.0/9.0	digital video signal 6
16	VD 05	0.0/9.0	digital video signal 5
17	VD 04	0.0/9.0	digital video signal 4
18	VD 03	0.0/9.0	digital video signal 3
19	VD 02	0.0/9.0	digital video signal 2
20	VD 01	0.0/9.0	digital video signal 1
21	S GND	0	negative power supply of source driver circuit
22	S VDD	9	positive power supply of source driver circuit
23	S_LEFT	0.0 or 9.0	switching of scanning direction of source driver circuit (0.0: scanning to the right, 9.0: scanning to the left)
24	S SP	0.0/9.0	start pulse of source driver circuit
25	S CKb	0.0/9.0	inverted clock signal of source driver circuit
26	S CK	0.0/9.0	clock signal of source driver circuit
27	VD 01	0.0/9.0	digital video signal 1
28	VD 02	0.0/9.0	digital video signal 2
29	VD 03	0.0/9.0	digital video signal 3
30	VD 04	0.0/9.0	digital video signal 4
31	VD 05	0.0/9.0	digital video signal 5
32	VD 06	0.0/9.0	digital video signal 6
33	VD 07	0.0/9.0	digital video signal 7
34	VD 08	0.0/9.0	digital video signal 8
35	VD 09	0.0/9.0	digital video signal 9
36	VD 10	0.0/9.0	digital video signal 10
37	VD 11	0.0/9.0	digital video signal 11
38	VD 12	0.0/9.0	digital video signal 12
39	VD 13	0.0/9.0	digital video signal 13
40	VD 14	0.0/9.0	digital video signal 14
41	VD 15	0.0/9.0	digital video signal 15
42	VD 16	0.0/9.0	digital video signal 16
43	G GND	0	negative power supply of gate driver circuit
44	G VDD	10	positive power supply of gate driver circuit
45	G_UP	0.0 or 10.0	switching of scanning direction of gate driver circuit (0.0: scanning to the right, 9.0: scanning to the left)
46	G CKb	0.0/10.0	inverted clock signal of gate driver circuit
47	G CK	0.0/10.0	clock signal of gate driver circuit
48	G SP	0.0/10.0	start pulse of gate driver circuit
49	EL ANOD	9	EL driving direct current power supply (positive terminal)
50	EL CATH	approximately 4 (0.0~9.0)/9	EL driving direct current power supply (negative terminal)
			pad (dummy terminal)

Replace the paragraph beginning at page 27, line 10 with the following rewritten paragraph:

Table 2 shows the size of TFTs included in the shift register, the NAND circuits, and the buffers which constitute the gate driver circuits of this embodiment. The shift register, the NAND circuits, and the buffers use p-channel TFTs and n-channel TFTs, and both of them are shown in Table 2. The symbols in Table 2 correspond to reference symbols of Fig. 11. L[μ m] in Table 2 represents the channel length of the TFT whereas W[μ m] represents the channel width of the TFT.

Pch-TFT	L [μ m]	W [μ m]	Nch-TFT	L [μ m]	Lov [μ m]	W [μ m]
g_chsw_a	4.5	20	g_chsw_a	5	0.5	10
g_sfr_b	4.5	16	g_sfr_b	5	0.5	8
g_sfr_c	4.5	40	g_sfr_c	5	0.5	20
g_sfr_d	4.5	10	g_sfr_d	5	0.5	5
g_nand_e	4.5	22	g_nand_e	5	0.5	22
g_buff_f	4.5	50	g_buff_f	5	0.5	25

Replace the paragraph beginning at page 28, line 8, with the following rewritten paragraph:

Table 3 shows the size of TFTs included in the shift register, the NAND circuits, and the buffers which constitute the source driver circuit of this embodiment. The shift register, the NAND circuits, and the buffers use p-channel TFTs and n-channel TFTs, and both of them are shown in Table 3. The symbols in Table 3 correspond to the reference symbols of Fig. 12. L[μ m] in Table 3 represents the channel length of the TFT whereas W[μ m] represents the channel width of the TFT. The channel length of the n-channel TFT includes an LOV region.

Pch-TFT	L [μ m]	W [μ m]	Nch-TFT	L [μ m]	LoV [μ m]	W [μ m]
s_chsw_a	4.5	80	s_chsw_a	5	0.5	40
s_sfr_b	4.5	50	s_sfr_b	5	0.5	25
s_sfr_c	4.5	100	s_sfr_c	5	0.5	50
s_sfr_d	4.5	30	s_sfr_d	5	0.5	15
s_nand_e	4.5	50	s_nand_e	5	0.5	50
s_buf1_f	4.5	100	s_buf1_f	5	0.5	50
s_buf1_g	4.5	100	s_buf1_g	5	0.5	50
s_buf1_h	4.5	300	s_buf1_h	5	0.5	150
s_buf1_i	4.5	400	s_buf1_i	5	0.5	200
s_lat1_j	4.5	16	s_lat1_j	5	0.5	8
s_lat1_k	4.5	16	s_lat1_k	5	0.5	8
s_lat1_m	4.5	4	s_lat1_m	5	0.5	2
s_buf2_n	4.5	30	s_buf2_n	5	0.5	15
s_lat2_p	4.5	16	s_lat2_p	5	0.5	8
s_lat2_r	4.5	16	s_lat2_r	5	0.5	8
s_lat2_s	4.5	4	s_lat2_s	5	0.5	2
s_buf3_t	4.5	30	s_buf3_t	5	0.5	15


Replace the paragraph beginning at page 28, line 23 and continuing to page 29, line 3 with the following rewritten paragraph:

Specifications of the display panel according to this embodiment are shown in Table 4.

size of screen	diagonal 4.0 inches
number of pixels	640 × 480
interval of pixels	126 μm
grey scales	64 (6bit)
aperture ratio	60%
operating clock frequency of source driver circuit	12.5MHz
operating clock frequency of gate driver circuit	252kHz
voltage of driver circuit	12V
voltage of display region	6V
duty ratio	81.5%
color	monochrome

FOR FID-12732-026001

The molecular formula of the EL material (coumarin pigment) reported in the above article is shown below.



The molecular formula of the EL material (Pt complex) reported in the above article is shown below.

